首页 > 推广型号列表 > XC3195-5PC84I

XC3195-5PC84I

XC3195-5PC84I资料
	XC3195-5PC84I PDF Download

File Size : 116 KB Manufacturer:XILINX Description:READ: The AT49BV/LV040 is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dual- line control gives designers flexibility in preventing bus con- tention. ERASURE: Before a byte can be reprogrammed, the 512K bytes memory array (or 496K bytes if the boot block featured is used) must be erased. The erased state of the memory bits is a logical 1. The entire device can be erased at one time by using a 6-byte software code. The software chip erase code consists of 6-byte load com- mands to specific address locations with a specific data pattern (please refer to the Chip Erase Cycle Waveforms). After the software chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time needed to erase the whole chip is tEC. If the boot block lockout feature has been enabled, the data in the boot sector will not be erased. BYTE PROGRAMMING: Once the memory array is erased, the device is programmed (to a logical 0) on a byte-by- byte basis. Please note that a data 0 cannot be pro- grammed back to a 1; only erase operations can convert

	1PCS	100PCS	1K	10K
价格


型号：XC3195-5PC84I 厂家：XILINX 封装：750 批号：05+ 数量：PLCC 说明：


运费：所在地：新旧程度：