首页 > 推广型号列表 > XC2S100E-6PQ208I

XC2S100E-6PQ208I

XC2S100E-6PQ208I资料
	XC2S100E-6PQ208I PDF Download

File Size : 116 KB Manufacturer:XILINX Description:Notes: 5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified IOL/IOH and 30-pF load capacitance. 6. At any given temperature and voltage condition, tHZCE is less than tLZCE, tHZOE is less than tLZOE, and tHZWE is less than tLZWE for any given device. 7. tHZOE, tHZBE, tHZCE, and tHZWE are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured 500 mV from steady-state voltage. 8. The internal write time of the memory is defined by the overlap of CE LOW, WE LOW and BHE / BLE LOW. CE, WE and BHE / BLE must be LOW to initiate a write, and the transition of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.

	1PCS	100PCS	1K	10K
价格


型号：XC2S100E-6PQ208I 厂家：XILINX 封装：450 批号：05+ 数量：QFP 说明：


运费：所在地：新旧程度：