首页 > 推广型号列表 > SY100ELT23LZC

SY100ELT23LZC

SY100ELT23LZC资料
	SY100ELT23LZC PDF Download

File Size : 116 KB Manufacturer:SOLECTRON Description:ASYNCHRONOUS OPERATION For asynchronous operation, separate transmit and receive clocks may be applied. MCLKX and MCLKR must be 2.048 MHz for the TP3057, or 1.536 MHz, 1.544 MHz for the TP3054, and need not be synchronous. For best transmis- sion performance, however, MCLKR should be synchronous with MCLKX, which is easily achieved by applying only static logic levels to the MCLKR/PDN pin. This will automatically connect MCLKX to all internal MCLKR functions (see Pin Description). For 1.544 MHz operation, the device automati- cally compensates for the 193rd clock pulse each frame. FSX starts each encoding cycle and must be synchronous with MCLKX and BCLKX. FSR starts each decoding cycle and must be synchronous with BCLKR. BCLKR must be a clock, the logic levels shown in Table 1 are not valid in asynchronous mode. BCLKX and BCLKR may operate from 64 kHz to 2.048 MHz.

	1PCS	100PCS	1K	10K
价格


型号：SY100ELT23LZC 厂家：SOLECTRON 封装：批号：3k 数量：SOP8 说明：


运费：所在地：新旧程度：