![]() |
|||||||
|
|||||||
![]() |
SN74S10N资料 | |
![]() |
SN74S10N PDF Download |
File Size : 116 KB
Manufacturer:TI Description:• 1.8V+0.1V/-0.1V Power Supply. • DLL circuitry for wide output data valid window and future freguency scaling. • I/O Supply Voltage 1.5V+0.1V/-0.1V for 1.5V I/O, 1.8V+0.1V/-0.1V for 1.8V I/O. • Separate independent read and write data ports with concurrent read and write operation • HSTL I/O • Full data coherency, providing most current data . • Synchronous pipeline read with self timed early write. • Registered address, control and data input/output. • DDR(Double Data Rate) Interface on read and write ports. • Fixed 2-bit burst for both read and write operation. • Clock-stop supports to reduce current. • Two input clocks(K and K) for accurate DDR timing at clock rising edges only. • Two input clocks for output data(C and C) to minimize clock-skew and flight-time mismatches. • Two echo clocks (CQ and CQ) to enhance output data traceability. • Single address bus. • Byte write function. • Sepatate read/write control pin(R and W) • Simple depth expansion with no data contention. • Programmable output impenance. • JTAG 1149.1 compatible test access port. • 165FBGA(11x15 ball aray FBGA) with body size of 15x17mm |
相关型号 | |
◆ XC68HC912D60VPV8 | |
◆ XC68HC912D60MFU8 | |
◆ XC68HC912D60CPV8 | |
◆ XC68HC912D60CFU8 | |
◆ XC68HC912BD32CFU | |
◆ XC68HC912B32VFU8 | |
◆ XC68HC912B32MFU8 | |
◆ XC68HC912B32CFU8 | |
◆ XC68HC705B32CFN | |
◆ XC56303VF100 |
1PCS | 100PCS | 1K | 10K | ||
价 格 | |||||
型 号:SN74S10N 厂 家:TI 封 装:05+ 批 号:5 数 量: 说 明: |
|||||
运 费: 所在地: 新旧程度: |
|||||
联系人:关女士 |
电 话:86-75584720945 |
手 机: |
QQ:371911117 |
MSN:gjk8477@hotmail.com,jessica848377@yahoo.com.cn |
传 真:86-755 25621209 |
EMail:kingrand_tek@163.com |
公司地址: Huaqiang Electronic World, Futian District, Shenzhen, China |