![]() |
|||||||
|
|||||||
|
| SM8952AC25P资料 | |
|
|
SM8952AC25P PDF Download |
|
File Size : 116 KB
Manufacturer:SYNCMOS Description:A debounced RESET input is provided. Connecting the RESET input to VDD resets the 12 low-order stages of the frequency divider, thus disabling further motor pulses. Motor pulses, which are in progress when the reset function is applied, will be completed. After releasing the RESET pad from VDD, the next motor pulse appears with a delay of one half motor cycle on the drive output opposed to the former (Figure 4). Due to the debounce circuitry on the RESET input, VDD must be applied for at least 31.2 ms. Dur- ing RESET the input current is limited to 8 nA typically. |
|
| 相关型号 | |
| ◆ XC68HC912D60VPV8 | |
| ◆ XC68HC912D60MFU8 | |
| ◆ XC68HC912D60CPV8 | |
| ◆ XC68HC912D60CFU8 | |
| ◆ XC68HC912BD32CFU | |
| ◆ XC68HC912B32VFU8 | |
| ◆ XC68HC912B32MFU8 | |
| ◆ XC68HC912B32CFU8 | |
| ◆ XC68HC705B32CFN | |
| ◆ XC56303VF100 | |
| 1PCS | 100PCS | 1K | 10K | ||
| 价 格 | |||||
|
型 号:SM8952AC25P 厂 家:SYNCMOS 封 装:DIP40 批 号: 数 量:5 说 明:DIP40 |
|||||
|
运 费: 所在地: 新旧程度: |
|||||
| 联系人:关女士 |
| 电 话:86-75584720945 |
| 手 机: |
| QQ:371911117 |
| MSN:gjk8477@hotmail.com,jessica848377@yahoo.com.cn |
| 传 真:86-755 25621209 |
| EMail:kingrand_tek@163.com |
| 公司地址: Huaqiang Electronic World, Futian District, Shenzhen, China |