![]() |
|||||||
|
|||||||
|
| L6561D资料 | |
|
|
L6561D PDF Download |
|
File Size : 116 KB
Manufacturer:ST Description:Figure 3. Input/Output Block. Each IOB includes input and output storage elements and I/O options selected by configuration memory cells. A choice of two clocks is available on each die edge. The polarity of each clock line (not each flip-flop or latch) is programmable. A clock line that triggers the flip-flop on the rising edge is an active Low Latch Enable (Latch transparent) signal and vice versa. Passive pull-up can only be enabled on inputs, not on outputs. All user inputs are programmed for TTL or CMOS thresholds. |
|
| 相关型号 | |
| ◆ XC68HC912D60VPV8 | |
| ◆ XC68HC912D60MFU8 | |
| ◆ XC68HC912D60CPV8 | |
| ◆ XC68HC912D60CFU8 | |
| ◆ XC68HC912BD32CFU | |
| ◆ XC68HC912B32VFU8 | |
| ◆ XC68HC912B32MFU8 | |
| ◆ XC68HC912B32CFU8 | |
| ◆ XC68HC705B32CFN | |
| ◆ XC56303VF100 | |
| 1PCS | 100PCS | 1K | 10K | ||
| 价 格 | |||||
|
型 号:L6561D 厂 家:ST 封 装:2500 批 号:06+ 数 量:SOP8 说 明: |
|||||
|
运 费: 所在地: 新旧程度: |
|||||
| 联系人:关女士 |
| 电 话:86-75584720945 |
| 手 机: |
| QQ:371911117 |
| MSN:gjk8477@hotmail.com,jessica848377@yahoo.com.cn |
| 传 真:86-755 25621209 |
| EMail:kingrand_tek@163.com |
| 公司地址: Huaqiang Electronic World, Futian District, Shenzhen, China |