![]() |
|||||||
|
|||||||
![]() |
IDT71321SA55J资料 | |
![]() |
IDT71321SA55J PDF Download |
File Size : 116 KB
Manufacturer:IDT Description:Output Threshold Adjust The state of the OUT pin is driven by a voltage comparator whose output state depends on the level of the input voltage on the sample capacitor and the level of an adjustable 8-bit threshold voltage. The threshold is adjusted by shifting data bits into the D/A Register (DAR) via the DATA pin while clocking the CLK pin. The timing of this data is shown in Figure 4. Data is transferred into the serial shift register on the rising edge of the CLK pin. On the falling edge of the 8th clock the data in the serial shift register is latched into the parallel DAR register. The DAR remains powered up whenever VDD is present. The serial data is clocked into the DATA pin starting with the MSB first. This sequence of threshold select bits is shown in Table 2. |
相关型号 | |
◆ XC68HC912D60VPV8 | |
◆ XC68HC912D60MFU8 | |
◆ XC68HC912D60CPV8 | |
◆ XC68HC912D60CFU8 | |
◆ XC68HC912BD32CFU | |
◆ XC68HC912B32VFU8 | |
◆ XC68HC912B32MFU8 | |
◆ XC68HC912B32CFU8 | |
◆ XC68HC705B32CFN | |
◆ XC56303VF100 |
1PCS | 100PCS | 1K | 10K | ||
价 格 | |||||
型 号:IDT71321SA55J 厂 家:IDT 封 装:PLCC52 批 号: 数 量:390 说 明:PLCC52 |
|||||
运 费: 所在地: 新旧程度: |
|||||
联系人:关女士 |
电 话:86-75584720945 |
手 机: |
QQ:371911117 |
MSN:gjk8477@hotmail.com,jessica848377@yahoo.com.cn |
传 真:86-755 25621209 |
EMail:kingrand_tek@163.com |
公司地址: Huaqiang Electronic World, Futian District, Shenzhen, China |