首页 > 推广型号列表 > HD404449A43H

HD404449A43H

HD404449A43H资料
	HD404449A43H PDF Download

File Size : 116 KB Manufacturer:HITACHI Description:The F193 is a 4-bit binary synchronous up down (revers- ible) counter It contains four edge-triggered flip-flops with internal gating and steering logic to provide master reset individual preset count up and count down operations A LOW-to-HIGH transition on the CP input to each flip-flop causes the output to change state Synchronous switching as opposed to ripple counting is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line thereby causing all state changes to be initiated simultaneously A LOW-to-HIGH transition on the Count Up input will advance the count by one a similar transition on the Count Down input will de- crease the count by one While counting with one clock in- put the other should be held HIGH as indicated in the Function Table The Terminal Count Up (TCU) and Terminal Count Down (TCD) outputs are normally HIGH When the circuit has reached the maximum count state 15 the next HIGH-to- LOW transition of the Count Up Clock will cause TCU to go LOW TCU will stay LOW until CPU goes HIGH again thus effectively repeating the Count Up Clock but delayed by two gate delays Similarly the TCD output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW Since the TC outputs repeat the clock wave- forms they can be used as the clock input signals to the next higher order circuit in a multistage counter TCU e Q0 Q1 Q2 Q3 CPU


相关型号
◆ XC68HC912D60VPV8
◆ XC68HC912D60MFU8
◆ XC68HC912D60CPV8
◆ XC68HC912D60CFU8
◆ XC68HC912BD32CFU
◆ XC68HC912B32VFU8
◆ XC68HC912B32MFU8
◆ XC68HC912B32CFU8
◆ XC68HC705B32CFN
◆ XC56303VF100

	1PCS	100PCS	1K	10K
价格


型号：HD404449A43H 厂家：HITACHI 封装：174 批号：00+ 数量：QFP 说明：


运费：所在地：新旧程度：