 |
|||||||
|
|||||||
|
|
|||||||
|
|||||||
|
|
| EPM7128ALC84-6资料 | |
|
EPM7128ALC84-6 PDF Download |
|
File Size : 116 KB
Manufacturer:ALTERA Description:Notes: (1) Reset until clock pulse 18 (on declining flank). Minimum integration time = (133-18) * CLK period + 10µs (this is the time the S&H cap needs to follow). At 1MHz clock speed, the minimum integration time becomes 0.125ms. (2) At 125C, the integration time should be limited to 2ms. (3) The SI pulse must go low before the rising edge of the next clock pulse. |
|
| 相关型号 | |
| ◆ XC68HC912D60VPV8 | |
| ◆ XC68HC912D60MFU8 | |
| ◆ XC68HC912D60CPV8 | |
| ◆ XC68HC912D60CFU8 | |
| ◆ XC68HC912BD32CFU | |
| ◆ XC68HC912B32VFU8 | |
| ◆ XC68HC912B32MFU8 | |
| ◆ XC68HC912B32CFU8 | |
| ◆ XC68HC705B32CFN | |
| ◆ XC56303VF100 | |
| 1PCS | 100PCS | 1K | 10K | ||
| 价 格 | |||||
|
型 号：EPM7128ALC84-6 厂 家：ALTERA 封 装：65 批 号：05+ 数 量：PLCC84 说 明： |
|||||
|
运 费： 所在地： 新旧程度： |
|||||
| 联系人：关女士 |
| 电 话：86-75584720945 |
| 手 机： |
| QQ：371911117 |
| MSN：gjk8477@hotmail.com,jessica848377@yahoo.com.cn |
| 传 真：86-755 25621209 |
| EMail：kingrand_tek@163.com |
| 公司地址： Huaqiang Electronic World, Futian District, Shenzhen, China |
