首页 > 推广型号列表 > EPM7128AETC144-5

EPM7128AETC144-5

EPM7128AETC144-5资料
	EPM7128AETC144-5 PDF Download

File Size : 116 KB Manufacturer:ALTERA Description:non-repetitive data patterns. However, the transmission of SYNC patterns enables the Deserializer to lock to the Seri- alizer signal within a specified time. See Figure 16. The users application determines control of the SYNC1 and SYNC 2 pins. One recommendation is a direct feedback loop from the LOCK pin. Under all circumstances, the Serializer stops sending SYNC patterns after both SYNC inputs return low. When the Deserializer detects edge transitions at the Bus LVDS input, it will attempt to lock to the embedded clock information. When the Deserializer locks to the Bus LVDS clock, the LOCK output will go low. When LOCK is low, the Deserializer outputs represent incoming Bus LVDS data.

	1PCS	100PCS	1K	10K
价格


型号：EPM7128AETC144-5 厂家：ALTERA 封装：51 批号：06+ 数量：QFP144 说明：


运费：所在地：新旧程度：