首页 > 推广型号列表 > EPM7064LC44-7

EPM7064LC44-7

EPM7064LC44-7资料
	EPM7064LC44-7 PDF Download

File Size : 116 KB Manufacturer:ALTERA Description:page address is latched by the low-to-high transition of the AVD signal. However, if the AVD signal remains low after the high-to-low transition or if the AVD signal is tied to GND, as shown in Page Read Cycle Waveform 2, then the page address (determined by A22 - A3 for an eight word page and A22 - A2 for a four-word page) cannot change during a page read operation. The first word access of the page read is the same as the asynchronous read. The first word is read at an asynchronous speed of 90 ns. Once the first word is read, toggling A0 and A1 (four- word page mode) or toggling A0, A1, and A2 (eight word page mode) will result in subsequent reads within the page being output at a speed of 20 ns. If the AVD and the CLK pins are both tied to GND, the device will behave like a standard asynchronous Flash memory. The page read diagrams are shown on page 22.

	1PCS	100PCS	1K	10K
价格


型号：EPM7064LC44-7 厂家：ALTERA 封装：35 批号：06+ 数量：PLCC 说明：


运费：所在地：新旧程度：