首页 > 推广型号列表 > EPF6016QC240

EPF6016QC240

EPF6016QC240资料
	EPF6016QC240 PDF Download

File Size : 116 KB Manufacturer:ALTERA Description:Data inputs for a 18-bit bus. MRS initializes the read and write pointers to zero and sets the output register to all zeroes. During Master Reset, the FIFO is configured for either FWFT or IDT Standard mode, one of two program mable flag default settings, and serial or parallel programming of the offset settings. PRS initializes the read and write pointers to zero and sets the output register to all zeroes. During Partial Reset, the existing mode (IDT or FWFT), programming method (serial or parallel), and programmable flag settings are all retained. RT asserted on the rising edge of RCLK initializes the READ pointer to zero, sets the EF flag to LOW (OR to HIGH in FWFT mode) temporarily and does not disturb the write pointer, programming method, existing timing mode or programmable flag settings. RT is useful to reread data from the first physical location of the FIFO. During Master Reset, selects First Word Fall Through or IDT Standard mode. After Master Reset, this pin functions as a serial input for loading offset registers

	1PCS	100PCS	1K	10K
价格


型号：EPF6016QC240 厂家：ALTERA 封装：260 批号：07+ 数量：QFP240 说明：


运费：所在地：新旧程度：